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There are increasing demands for extremely broadband ampli­
fiers. Conventional amplifiers have been shown to have a maximum gain- 
band width product for a given tube or transistor type, no matter how 
complex the coupling system between stages. Aside from this limitation, 
any attempt to exceed much more than 50% of the theoretically obtainable 
maximum will meet practical difficulties. The traveling-wave technique 
has provided a means for wide-band amplification at microwave frequen­
cies. The traveling-wave tube must be electrically long, and practical 
limitations make it improbable that such tubes will be available for 
frequencies much below 1 GC.




where gm is the transconductance of the device, C and C_ are its input8 r
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and output capacitances. Parallel connection of the active devices does 
not help the gain-band-width product since as g^ is increased, capaci­
tances are also increased by the same parallel connection.
A distributed amplifier utilizes sections of inductors and ca­
pacitors in both its input and output circuits. These sections serve 
as filters and artificial delay lines. As the signal flows to the load, 
gjjj's add but Cg's and Cp's are separated by these sections. The conven­
tional restrictions on gain-band-width are completely removed, thus the 
high frequency limit being determined entirely by effects within the de­
vice proper.
Distributed amplification has been employed in video and broad­
band amplifiers using vacuum t u b e s , a n d  it has also been used with 
t r a n s i s t o r s . A  problem encountered in the use of transistors with 
distributed amplifiers is the difficulty in designing fixed input impe­
dance over the very broad frequency range of these amplifiers.^® This 
together with the low input impedance of transistors requires special 
networks for compensation, limits the impedance of input filters to low 
values and reduces the gain in cascaded amplification.
This paper describes the development of the characteristics and 
design equations for distributed amplification using transmission lines 
and field-effect transistors. In Chapter III, the design of a thin-film 
distributed amplifier using strip lines and metal-oxide-semiconductor 
(MOS) transistors is discussed in detail.
Since the distributed amplification is actually accomplished 
by applying traveling-wave concepts to the lower frequency region, it 
is proposed to use a transmission line for distributed amplification
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instead of traditional lumped inductors and capacitors. When the line 
is loaded by transistor capacitances, it then behaves partly liken-filter 
sections.
A transmission line section can be approximated by a ar-network 
having series inductance and shunt capacitance elements, the latter com­
bining with the loading capacitances to form a filter. This result is 
used in the first step of the design, but this is true only when the 
line is very short or the frequency is very low. At cutoff frequency, 
the phase shift per section is as high as 180 degrees, although this 
should be attributed to both the transmission line and the loading ca­
pacitances. On the high frequency side of the amplified band, the line 
is usually not very short. More exact formulas are calculated and com­
pared with the lumped filter amplifier. Differences in characteristics 
between the distributed line type and the lumped type are discussed, 
with the former showing better performance.
The relation between phase shift and frequency is non-linear 
for the lumped filter as indicated in equation (5), of Chapter II. As 
a lossless transmission line gives no phase shift distortion, the be­
havior of the transmission line distributed amplifier is somewhat mod­
ified. It will be shown that the filter made of a transmission line 
and the loading capacitances has better phase shift characteristics than 
the lumped filter sections. This then is a method of improving the fre­
quency response, the use of which is not limited to the thin-film case.
A more linear phase shift is particularly important in case a large num­
ber of stages are to be cascaded.
The impedance of the lumped filter increases appreciably with 
frequency and near cutoff, a large undesired peak is produced. The 
transmission line filter has smaller impedance variation over the pass 
band, therefore a smoother amplitude response can be expected. The 
cutoff frequency of the transmission line filter is higher than that 
calculated from its lumped model, the peak is shifted to the right and 
its frequency coverage is narrowed. By choosing slightly different 
lengths of transmission line sections for the input and output circuits, 
it is possible to reduce the peaking effect by the phase shift difference 
between them near cutoff.
A transmission line is more readily realized than an inductor 
in a thin-film circuit since the amount of inductance that can be con­
veniently put into thin-film circuit is quite limited. It is difficult 
to make a pure inductor without introducing an appreciable amount of 
stray and distributed capacitance.
The length of the transmission line to be used is important. 
Unloaded smooth lines will be rather long for the substrate at the fre­
quency of interest, however the loading capacitances of MOS transistors 
will reduce the length of line required. It is convenient to use sili­
con monoxide as the dielectric medium which further reduces the line 
length. Strip sandwich line will be used here because of its adaptation 
for deposition processes and high isolation characteristic between lines. 
The almost perfect shield of the sandwich line eliminates the isolation 
problem between input and output circuits which must otherwise be given 
careful consideration.
The field-effect transistor has high input impedance and
vacuum-tube-Iike characteristics. For MOS transistors, the input re-
9 ISsistance is normally 10 to 10 ohms, much higher than junction gate 
field-effect transistors. The MOS transistors are most easily fabri­
cated by thin-film techniques.
Through microelectronic miniaturization, the proposed amplifier 
will not have those annoying problems encountered by ordinary distrib­
uted amplifiers. At frequencies near cutoff, the distributed amplifier 
is very sensitive to stray capacitances, lead wire inductances, oscilla­
tion, etc. This leads to an almost unpredictable behavior of the ampli­
fier near cutoff. By miniaturization stray capacitances are reduced to 
a minimum and are fixed.
Lead inductance (inside and outside the tubes) in the grid and 
plate circuits of vacuum tubes has the effect of reducing the cutoff 
frequency and producing a peak near cutoff. The effect of the cathode 
lead inductance is even more serious.^ This inductance, in conjunction 
with the grid-to-cathode capacitance, produces an input grid conductance 
which causes a grid loading effect. Self resonance of the lumped coils, 
attributable to capacitance between coil windings, yields limited ampli­
fier performance at high frequencies.&
The thin-film amplifier eliminates all these effects by having 
the shortest leads possible. The highest frequency of the present am­
plifier is designed to be lOOMC. This is a result of considerations of 
the transconductance fall off of the MOS transistors. Modifications 
for application in the UHF range can be readily verified. Detailed cir­




The distributed amplifier principle, first disclosed by Perci-
12val, was extensively discussed by Ginzton et. in 1948. In the 
following few years, there was active interest in this principle and 
numerous accounts of the design and performance were written. Since 
that time there has been little reference to this method of broaiband- 
ing, presumably due to the attention focused upon the then newly devel­
oping transistor, which does not seem to be as suitable for distributed 
amplification as the vacuum tube. As noted in the introduction, there 
is difficulty in designing a fixed input impedance over the broad fre­
quency range for the transistor. Enloe and Rogers^^ have considered 
the problem and have succeeded in treating the transistor impedance as 
one similar to that of a tube for the tube formulas to hold. Beneteau 
and Blaser^® have made an elaborate analysis of transistor input impe­
dances and have designed a special network for emitter compensation of 
each transistor. The MOS transistor, however, can be readily adopted 
in the design of distributed amplifiers.
A single stage distributed amplifier using vacuum tubes is 
shown in Fig. 1. Two artificial lines made of filter sections are in
6
Out­put—r Cp
Fig. 1. Basic distributed amplifier using vacuum tubes
the grid and plate circuits. The input signal passes through filter 
sections in the grid line to reach a grid. The amplified output signal 
also passes filter sections in the plate line to reach the load. No 
matter what path the signal may take from input to output, the same num­
ber of sections, equal to the number of active elements in the stage, is 
always passed. If the phase shift per section is the same, the signal 
will reach the load in phase, having an additive effect. The output 
voltage is therefore directly proportional to the number of tubes.
The artificial line shown is formed by ^-section constant k
filters with coil Lp (or Ln) as series element and lc„ (or ic„) at both& f 2 S 2 P
ends as shunt elements. The image impedance of the 7r-network is
(2)
where Z\ and are series and shunt impedances respectively. The
cutoff frequency, occurring when is infinite, is
fc- (3)
where L, C are the total series inductance and shunt capacitance. The 
image phase shift per filter section 6 at frequency f (angular frequency 
aJ) of the lossless w-network in the pass band is given by
2Zo (4)
or for the present case.
cosg . 1 - - 1 - 2(|_) . (5)
It should be noted that the phase shift at the cutoff frequency is 180 
degrees. For equal phase shift per section the cutoff frequency of the 
two artificial lines should be the same. Thus, from (3):
V s  ■ V ? (6)
and
Formula (2) is then
(7)
(8)
éZg -   L-E------------ (9)
where Zj and Z2 as before are image impedances of the input and output 
filter lines respectively. At low frequencies, these image impedances 
reduce, using (8) and (9), to:
Rl - , (10)
Rz - 1 - ^  . (11)
> P
If the grid filter chain is terminated at this image impedance,
and if the line is dissipationless and without grid loading, the driving-
point impedance at terminals 1-1 is independent of the number of tubes
so connected. In a like fashion, the impedance which the tube plate sees
is independent of the number of tubes. The plate filter sections are
terminated at both ends with resistances equal to Rg. The amplified
signal in the plate circuit will flow in both directions, being divided
equally and absorbed. The impedance connected to terminals 2-2 is called
the grid termination. That connected to terminals 3-3 and 4-4 are called
the reverse termination and output termination (or load) respectively.
Practically, the reverse termination can be removed without deteriorating
3effect and doubles the gain.
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The effective gm of this distributed stage may be increased to 
any desired limit theoretically. Thus, no matter how low the gain of 
each section is (even if it is less than unity), the output will in­
crease as one desires by merely using a sufficient number of sections. 
The distributed amplifier stage can be used alone or when sufficient 
gain has been accumulated in one stage, such stages can be cascaded.
For different plate and grid image impedances, matching networks can be 
utilized between stages. Fig. 2. shows a way of direct coupling. The 
series inductor combines with shunt capacitance to form a matching net­
work. The series capacitor serves to block the direct current.
Fig. 2. Two stage distributed amplifier showing 
direct coupling
The distributed amplifier is the only means available for am­
plification when the maximum frequency desired is greater than the band 
width index frequency (where gain is unity) of the active device being 
used. With conventional circuits, it is usually found to be impractical 
to achieve much more than 507. of the theoretically available band width.
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This is because the theoretical limit requires the use of extremely com­
plex coupling circuits, which can hardly be considered practical and 
which increase the stray capacitance to ground. This is not the case 
in the distributed amplifier.
The basic filter sections shown in Fig. 1. and Fig. 2. are low- 
pass structures. The theoretical band is from the cutoff frequency down 
to zero frequency. In practical circuits, the response at the low fre­
quency end is limited, by the decoupling capacitors inserted for d-c 
biasing purpose. The distributed amplifier can be made to operate at 
frequencies down to d-c by using standard d-c amplifier techniques. It 
is obvious that the principle is equally applicable to band-pass filters 
since they also have capacitors as their shunt elements as shown in Fig.
3. The grid bias supply for the active device in band-pass applications 
must go through a separate choke.
Fig. 3. Band-pass filter chains
The voltage gain A for a single distributed amplifier stage is
A - (12)
where n is the number of sections in the stage and the output filter 
impedance is much less than the plate resistance of the tube.
12
When the stage is cascaded, a transmission coefficient enters 
if the impedances of input and output circuits are different. It is 
proportional to the square root of the impedance ratio. When this is 
included, the gain of the amplifier consisting of n sections per stage 
and m cascaded stages can be expressed as
If the two impedances are equal, then for a low-pass amplifier,




*k - "T (15)
V C »£.C*0 " *1 " *2 " „ • (16)
C is the total shunt capacitance per section. Under this condition, the 
gain equation becomes
m
A - (1-Xk^)  ̂ (17)
and the gain of a single stage is
A . 2 ^  -- ^ ----  (18)
l-Xk^
It is well known that the series resistance and shunt conductance
13
TOwill produce attenuation in a filter. A good approximate equation is
 ̂ A.- + -)—  (20)4jrf„ C L dxk
where
ot ■ attenuation in nepers per section 
xjj ■ the normalized frequency function 
Qç - the Q of the capacitors 
Ql “ the Q of the coils
6 ■ the phase shift per section in radians 
G - the shunt conductance across the capacitance C 
R ■ the series resistance with inductance L 
fg - the cutoff frequency.
The first and second terms are obviously due to shunt and series 
losses respectively. The attenuation increases rapidly near cutoff as 
d6/dxj( increases. The value of d0/dxĵ  can be obtained from equation (5) 
and (15) for the low-pass filter case
' (21)dXk
and is approximately equal to 2 for the low frequency case.
The delay time,T, per section is given by
T . dg . _i_ ÈÊ. 2_____ (22)
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An important cause of grid loading is the effect of the cat­
hode lead inductance Lg in conjunction with the grid-to-cathode capaci­




The ratio of output voltages with and without this input con­
ductance loss can be expressed aŝ
with input loss , A G  dô— — — — — — — — —  ■ i—— —  ——  (24)
Eout without input loss 4 g^ dxĵ
where A is gain of the stage and G is the total grid (input) loading 
conductance.
Let us now consider a distributed amplifier using transmission 
line sections and MOS transistors as shown in Fig. 4. Cq and Cg are the 
gate and drain line loading capacitances.




Fig. 4. Basic distributed amplifier using transmission 
line and the MOS transistors
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A section of transmission line can be represented by an equiv­
alent -TT-network as shown in Fig. 5.,
Fig. 5. Equivalent ■Jr-network for 
the transmission line
where Zo,*̂ ,4, are the characteristic impedance, propagation constant and
sectional length of the transmission line respectively. The equivalent
circuit will yield the same phase shift, attenuation and terminal voltage 
current relations for the steady-state condition. The values of the ele­
ments in the equivalent circuit are functions of frequency. Thus, Zq and 
will generally change with frequency. For a lossless line, Zg is fixed 
and'Y is equal to jj3:
Zq (25)
jp - jüÆc. (26)
Here L, C are the inductance and capacitance per unit length of the line.




Fig. 6. Equivalent jr-network for the 
lossless transmission line
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Near the low frequency end of the pass band of the distributed ampli­
fier where sincJi-ÆC’»‘JiÆc and tan^V lC * ^ i/lC the equivalent network 
can be further reduced to a lumped L, C network. The transmission line 
is connected to the MOS transistors at equal intervals. The internal 
capacitances of the transistors load the line, as shown in Fig. 7(a), 
producing an effect analogous to the inductive loading of a telephone 
line. The degree of loading (smoothness of line) depends on the load­
ing i n t e r v a l . T h e s e  discontinuity points cause the line to have a 
filter characteristic.
-TT- -w -




Fig. 7. Capacitively loaded line 
Let Cl be the loading capacitance per section (transistor). This ca­
pacitance is divided and combined with the low frequency equivalent 
7r-network, forming still another 7r-network, as shown in Fig. 7(b). 
The cutoff frequency is roughly estimated by
1fc - (27)
since at cutoff frequency the approximation leading to Fig. 7(b) may 
not be true.
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The low frequency limit of the impedance is
V - / c+CCi/g)
The low frequency gain of the one-stage amplifier is
(28)
A - —  /--    . (29)
In general, the substitution of and C'-CiL+CL in the pre­
vious equations for lumped filters will yield approximations for low 
frequencies.
The line length per section can be obtained as follows. The 
LC product, related to the phase velocity of the wave, is a constant:
V - ' (30)
V E T
and
1 c , ^V ■ ' — — —  (31)
y/KMr
where
V ■ phase velocity in meters per second 
( ■ permittivity of the medium 
■ permeability of the medium 
c ■ velocity of light 
K ■ dielectric constant 
^  ■ relative permeability.
From (30) and (31),
LC - ----  . (32)
From (27),
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UCCJi ♦ Cl) - «2f 2 (33)
Combining (32) and (33), the line length equation is 
Since the characteristic impedance of the line is
Zo -  -jy " vL ,
(34)
(35)
it is seen from equation (34) that for higher dielectric constant, per­
meability, loading capacitance or characteristic impedance, shorter 
can be used, as practical considerations such as the size of the ampli­
fier may dictate. It will be seen, however, that longer Ü gives better 
performance. In practice, therefore, a compromise will be reached.
Consider now the equivalent network of Fig. 6. The loading 
capacitors, equal to Cl/2, are to be added at both ends. Combining the 
shunt elements with the shunting capacitors yields a network shown in 
Fig. S.,
Fig. 8. Equivalent network for the loaded 
transmission line section
19
where a is the series impedance which is
and b is the shunt admittance which is
b - j( ^  tan . (37)
The phase shift per section of this network is given by 
Zi
cos 6 = 1+ —  » 1+ab (38)2Z2
« 1 - s i n t a n ^ ^ " v / L C  - sintJ^l^Z • (39)
Use of the trigonometric identity l-sinJPtan j - cosy yields the equa­
tion
cos 6- cosoJJÎ'^ic ^  sin . (40)
The actual cutoff frequency occurring when 0 is 180°, will not 
be the lumped cutoff frequency f̂  (i.e., the cutoff frequency if the 
line is replaced by a fixed LC network), but it will be expressed in 
term of x̂  which is a relative measure of frequency with reference to
fc.
Let
Cl - C'il (41)
where C’ would be the loading capacitance per meter if it were uniform­
ly distributed. By defining a loading ratio or loading percentage k.
20 
. C'
 ̂ * (42)









V ï ï k -  ' (44)
^ - the angular length of the section of the line at the 
lumped cutoff frequency, i.e., the phase shift per 
sectional length of a pure unloaded line at f̂ .
«4; ■ the lumped angular cutoff frequency.
\ Pc " the phase shift constant of the line at the lumped
^ cutoff frequency.
^  , Thus, the relation between k and ^ is
f  ^  (45)yi+k
21
4
k -  T - 1 . (46)
9
It is seen that the angular length of the sectional line needed 
for the distributed amplification is a function of the loading percentage 
only. It is independent of the cross-sectional geometry of the line,
1.e., the shape and spacing, the L/C ratio or the impedance level.
It is interesting to notice that for values of ^ greater than
2, k will be negative. This indicates a limit on the sectional length 
of the line. The useful sectional angular length of the line is between 
zero and 2 radians at the lumped cutoff frequency f̂  unless the loading 
capacitance is negative.
Equation (45) shows that in order for the lumped model of Fig.
7 to yield a good approximation, the loading ratio needs to be around 
a hundred or more, as is the case of telephone inductive loading. This 
is, however, seldom the case for the distributed amplifier in view of 




the substitution of equations (41), (42) and (45) into equation (40) 
will yield the result:
cos G - cos(̂ xij) - ^̂ içsin(̂ xĵ )
- cos(̂ xjç) - (^ - ^ )xkSin(^Xk) . (48)
The phase shift per section of the transmission line type distributed
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amplifier & is plotted in Fig. 9 as a function of normalized frequency 
xk with the angular length of section ^ [also the loading ratio k by 
virtue of equation (46)] as parameters. When ̂ -2, the second term 
vanishes, and represents the unloaded pure line limit which is a straight 
line (no distortion). When $6=0, the formula reduces to equation (5) 
which represents the lumped filter case. For other values of <f> the 
curves lie between these two limits. It may be noted from Fig. 9 that 
the phase shift distortion can be reduced to any desired amount by 
choosing a proper value of ^ (or k).
The straight line, representing the pure line limit, inter­
sects the 0*K line at Jf/2 times the lumped cutoff frequency. The cut­
off frequency of the transmission line type distributed amplifier is 
therefore raised from fç to a value l^etween f̂  and given by the
equation:
cos(<̂ xjç) - (2 - )̂xjçSin(<̂ Xjç) - -1 (49)
f 2
or
*k(^ - ^  " cot . (50)
The actual cutoff frequency is plotted in Fig. 10 as a function of 
i> (and k).
The impedance of the section can be found by terminating an 
unknown admittance Y at one end of the network shown in Fig. 8 and by 
demanding that the admittance looking from the other end into the net. 
work be Y. Therefore,
♦ b - Y
0.4 0.6 08 1.0 1.2
Norm alized frequency
tow
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where a and b are given by equations (36) and (37). From equation (51),







V  b(2 + ab) •
1
z -   L _ rLb 1 + COS Ô J
a L sin tQJt'JÏJc 
b " C
L sin(^k)
tan(^) + - |)
and cos$ is given by equation (48). Alternately;
2 " [“t" T  V
(52)
(53)







cos# - 1 1 + cosô
sin Q
L sin (Ufi/ïc 




In the pass band;
0 3 9<%', 0 s Xk a 2
2 '
(60)
the impedance is a positive real number. The low frequency impedance 




tan(^) ■» - i)
1 + cos 9
C(1 + k) (61)
This equation coincides with equation (28). The normalized impedance
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characteristic is plotted in Fig. 11 with <j> (and k) as parameters. 
Comparing with the lumped characteristics in Fig. 11, the transmission 
line type has a more linear amplitude response and a wider useful fre­
quency range approaching the pure line limit whose impedance is a con­
stant .
For a desired maximum percentage of tolerance of amplitude 
and phase shift distortions, a normalized length of section (and a nor­
malized loading percentage) can be selected and the normalized percent­
age of frequency coverage can be found. Or when any one of them is de­
fined, the other two can be found. This is plotted in Fig. 12 and Fig. 
13 for design purposes.
STRIP LINE
By the nature of film deposition, line of rectangular cross 
section will be convenient. The main properties of such a line do not 
differ significantly from those of lines with circular cross section 
and the capacitance per unit length may be determined by electrostatic 
methods regardless of the nature of the cross section provided the 
cross-sectional dimensions and the separation between two conductors 
are all small compared with the wave length. This is to ensure the 
existence of exclusively axial currents, which, for loss-less conduc­
tors, exist in the TEM mode.^^
For isolation of fields between input and output lines, the 
sandwiched strip line is preferable because the field of such a line is 
completely confined within its ground plates. A cross-sectional view 
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Fig. 14. The sandwiched strip line
The center strip is insulated by a medium having dielectric constant K 
from the top and bottom ground plates which serve as the return. If 
the ground plates extend far to both sides and if the center strip is 
very thin, the impedance of the strip line, found by conformai trans-
IQformation, is given by
30*F(s)
F(s')
Zo - - - (64)
where




and F(s) is the complete elliptic integral of the first kind of modu­
lus s. The calculated impedance agrees very well with experimental re­
sults for W/D^O.l.
When the th-ickness of the center strip is not small compared 
to the ground plate separation, the capacitances introduced by the side
32
faces and comers of the center strip should be taken into account.
The correction terms for capacitances needed for this case can be cal­
culated. The corresponding impedance variations are plotted by Cohn^O 
as shown in Fig. 15 where impedance is plotted versus width-to-separa- 
tion ratio W/D (down to 0.1) with thickness-to-separation ratio t/D as 
a parameter (0 to 0.25).
For strips of small cross section, the impedance can be approx- 
20imated by
when W/(D-t) ^ 0.35 and t/D ■ 0.25, d̂  is the diameter of a circular 
cross-section conductor equivalent to the rectangular strip. (The re­
lation between d^ and the strip dimensions has been determined by 
21Marcuvitz. )
The inductance and capacitance per unit length can be calcu­
lated from the impedance by:
(68)V c
and
Other types of strip lines can be employed in distributed am- 
plifiers, especially, the strip-to-ground line. Open wire type line 
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Fig> 15. Impedance of a strip line with non-zero 
th ic k n e s s
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coupling may exist.
The isolation property of the sandwiched strip line is excel­
lent. Its transverse attenuation is given by^^
(70)
where is the attenuation of fields extending transversely from the 
strip conductor in dB per unit length and D is the ground plate spacing.
At a distance equal to D, the attenuation is 27 dB. This means that
two strip line circuits between common ground plates need only be sep­
arated by approximately the ground plate spacing to achieve negligible 
coupling.
For thin-film construction, several things are to be noticed. 
The first thing is the limited space available, thus the line will be 
bent. Two kinds of bends are shown in Fig. 16. The 45° cut bend gives 
a voltage standing-wave ratio of 1.04.^^ A still better bend is shown 
in Fig. 16(b). The effect of reflections coming from the impedance 
discontinuities at the bends (for the case M-4VI) is negligible.
As the line bends, the ground plates remain as common flat 
planes covering the whole section of line in order to eliminate the so-
called guided mode which is a consequence of total internal reflection
at the air-dielectric interface if the medium is not wholly covered.
The plates will extend sufficiently over the strip to prevent such modes 
from propagating transversely to neighboring circuits.
The thickness of the dielectric medium and the strip are to be 
monitored since this is directly related to the line constants. But the
35
(a) (b)
Fig. 16. Bends of strip lines
tolerance is quite loose as can be seen from Fig. 15. A change in
characteristic impedance of approximately 2% amounts to a change in the 
9 SW/D ratio of 3%. The fractional change of the impedance due to frac­
tional change of spacing can be expressed, from equation (67), as
az^/aD
~ z ^ ' In
(71)
Changes of inductance and capacitance are, from equations (68) and (69),
Sl - Szq , (72)
Sc - -SZo (73)




f(,oc(l + -^) , (74)
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it is readily verified that the fractional change of cutoff-frequency 
due to fractional change of line spacing is equal to:
”'2 1 ♦ k 4D
which is less than one-half the change of impedance.
Tilt of the center strip is critical for post supported strip
22lines. For the thin-film case, the dielectric substance can be de­
posited evenly enough over small portions of the substrate.
Since the line constants are functions of the line shape only, 
the size of line cross-section can be reduced without limit. Only the 




where 6 is the skin depth and ? is the conductivity. For copper at 
lOOMC, the skin depth is 6.6 microns. If a solid wire has a radius- 
to-skin depth ratio not greater than about 1.5, its high frequency re­
sistance does not differ from the dc resistance by an appreciable 
26amount, hence the ordinary resistance formula applies. For larger 
diameter, the central part of the wire becomes less useful. Thus the 
most space-saving configuration of the strip line is one which has a 
strip thickness around 3̂  and a strip width wide enough to satisfy a 
desired attenuation limit. Of course, the desired line constants L
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and C must also be considered.
The dielectric loss is negligible at the frequency of interest. 
Thus, equation (20) can be written as
cOcL Ql at fc (77)
for low frequencies. From a transmission line viewpoint, the attenua­
tion per section will be
-  ’ (78)
where instead of Zq , should be used since the line is loaded. Equa­
tions (77) and (78) are identical.
MGS TRANSISTOR
In addition to the cutoff frequency of the loaded line sec­
tions, the introduction of MGS transistors with their inherent cutoff 
characteristics will introduce other cutoff frequency effects. A metal 








Fig. 17. MGS transistor structure
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A voltage is applied between the drain and the source. Another 
voltage Vg (with source as reference) is applied to the gate which, 
separated only by a thin insulation layer, exerts a field effect on 
the semiconductor. Charges are induced inside the semiconductor, 
especially near the surface directly under the gate. This alters the 
drain current Ij, thereby achieving a transconductance. Parameters 
of interest in the use of MOS transistors in a distributed amplifier 
are the current-voltage relations, input and output capacitances, 
transconductance and the associated cutoff frequency.
Let V(x) be the channel voltage within the semiconductor at 
a distance x from the source. Assume this voltage is uniform along 
h and w. The gate capacitance Cg is assumed to be independent of the 
channel voltage. LetAN(x) be the number of charge carriers induced in 
the semiconductor per unit area of the gate electrode. The charge in­
duced should be equal to the charge on the gate everywhere, therefore.
Cg . ,
qAN(x) - — f-[v - V(x)J . (79)
There are initial charges in the semiconductor before the gate 
voltage is applied, which have been considered by Borkan and Weimer.^^ 
Let Nq be the total initial charge in the semiconductor. The drain 




yA - mobility of the carrier in semiconductor
q - electron charge
Ejj ■ electric field strength in the x-direction
Ex ■ V(x) . (81)
Substitute equations (79) and (81) into equation (80) and perform the 
integration,
V
f Ijdx - ♦ V - V(x)l dV(x) . (82)
0 0 8 J




Vo - - (84)
% s  " %
Cg
(85)
Qgg - total initial surface state charge 
Qg - total initial bulk charge.
Vq is the gate voltage required for the onset of drain current and Nq 
is negative for enhancement. Qgg usually dominates and represents the
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acceptor states or traps which must be filled before the drain current 
can be increased by the field-effeet. Nq is positive for the depletion 
type, and the gate voltage is negative if the drain current is to be 
depleted. Vq is related to the shape of energy bands near the semicon­
ductor- insulator interface, the volume density of charge, surface 
treatment, material used and other factors. Its value is difficult to 
precalculate, but it may be obtained by measurement, and a proper gate 
bias chosen.
Equation (83) is valid in the unsaturated region. The peak 
drain current occurs when
Vd - Vg - Vo - (86)
This may be noted from equation (83), with Vg as a parameter. The 
drain current will remain saturated at this peak value when drain volt­
age is further increased. This is due mainly to the pinch-off effect 
near the region of the drain, analogous to the p-n junction field-effeet 
transistor effect. The saturation current is then given by
>*C 2
:#-(Vg - V„) . (87)'d max -








- ^  S^drox_ . (89)
In the unsaturated region, the transconductance is
A":,
Stn -  V j  ,  ( 9 0 )
and the drain conductance is
®d "  - V.) . (91)VgTConstant d'̂  8 ° "
gj is very small at saturation, giving rise to a pentode-like charac­
teristic.
To find interelectrode capacitances, the charge on the gate
28electrode Qq is first calculated.
Qg “ f Dĝ d̂Ag - j ÊQxEoxWdx 
Aq 0
d
€t ^  J [V - V(x)] dx
a
• - V(x)j dx (92)
where
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Dqx ■ electric flux density
Aq ■ area of the gate
^ox ■ permittivity of the oxide
Eqjc ■ electric field strength in the oxide
tox “ thickness of the oxide layer
and
Co - . (93)
ôx
This is the geometrical capacitance across the oxide layer. From equa­
tions (80) and (81),
dx - + V - V(x)] dV(x). (94)
Substituting equations (94) and (83) into (92) and performing the in­
tegration, yields
Qg - Cc
3(V -V )V, - IV} 1V g  S 2__Ë Ë_l. (95)
3[2(V - Vo) - Vj] J




- 3L2(Vg - V̂ ) - VjJ J (96)
Similarly, charge stored in the semiconductor channel is
Qch - -0G + CoVo (97)
where CqVo is the initial charge in the semiconductor. The short cir­









2(V - V )Cg o o
2(Vg - V„) - Vj (99)
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(g «0)
Fig. 18. Equivalent circuit showing 
capacitancies
The equivalent circuit is shown in Fig. 18. From this cir­
cuit and the short- and open-circuit capacitance equations, the inter­
electrode capacitances can be evaluated,




S d  _ 2[3(V,,.Vo).Vd][V*.V..Vd]
c, (101)
Cds “ 0 (102)
At saturation, equations (100) and (101) reduce to
Cgs(s) “




In the saturation region, both the drain-to-gate capacitance 
and the drain-to-source capacitance are negligible.*28,29 -jhis is 
due to the isolation effect of the region.
The transistor will be operated in the saturation region since 
the slope of the load line is high compared to the low operating current 
of the transistor. The gate line will be loaded by the saturated gate 
capacitance which is two-thirds of the geometrical capacitance.2®»^® 
External capacitors will be conveniently deposited for the loading of 
the drain line.
As to the fractional change of the cutoff frequency due to the 
fractional change of the transistor capacitance, the expression is 
readily obtained from equation (74),
C*
Sf  ----------   (105)
 ̂ 2(1 + -^)
The magnitude of this ratio is only one-fourth for the case C'/C - 1.
In the high frequency response of the MOS transistor, the 
drift mobility and the drain-source spacing play an important role. 
The mobility is a function of applied fields, both axial and trans­
verse, existing in the MOS transistor. The drain-source voltage pro­
duces an axial field Ê . The mobility }̂ (Ê ) as a function of E^ is 
given by the equation
Vd -V(Ex)'Ex (106)
where Vj is the drift velocity of carriers. There exists a constant
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maximum velocity Vj mav beyond which the carriers can not be acceler­
a t e d . W h e n  this exists,
>*(Ex) - . (107)&x
This velocity, which corresponds to the thermal velocity of carriers,
enters when one tries to deal with an extremely narrow channel length.
For moderate channel length, this correction, being a complex function
33of drain current, geometry, etc., is usually omitted. The Schrieffer 
correction takes account of the transverse field Eg, exerted by the gate 
to channel voltage difference across the oxide,
® tCox
The mobility of CdS measured by Hall effect is listed as 200 
2 35cm /volt-sec. It is to be noticed that correlation between drift and 
Hall mobility is rather poor. In most cases, the drift mobility was 
found to be less than the Hall mobility, but occasionally the reverse 
was true. Both the drift and Hall mobilities increase initially with 
gate voltage and then fall off with further increase of gate voltage as 
predicted by Schrieffer. A complete theory of this type is not pre­
sently available, although a computer calculated approximation for the 
silicon MOS transistors has been proposed.From the standpoint of 
device design, the assumption of constant mobility used in equation (80) 
to (91) is sufficient for most purposes. The field-effect mobilities 
calculated from equation (112) below for the thin-film CdS transistors
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were 150 cm^/ volt-sec. and l o w e r . T h e  value of 150 ctn̂ / volt-sec. 
will be used in this design.
The transconductance of the transistor can be written as a 
function of frequency.
1 ♦ j ^
®m
where the value of is given by equation (88) or (90) and the angu-
lar cutoff frequency of the transconductance is''om
Since at saturation,
(s) " Cgs(s) * Cgd(g) - I Co , (111)
the g^ cutoff frequency at saturation becomes
<112)
-j / "̂ d̂ max
 ̂’----- —  . (113)2Cod
where Cg, the capacitance between the gate and current channel, is 
approximated by the geometrical capacitance Ĉ , a limiting value which 
will be approached when gate voltage increases. This is equivalent to 
the assumption that a conductive channel is built only into the upper
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surface of the semiconductor adjacent to the insulator.
The term ̂ ^Vg-V^) or is the reciprocal of the transit
time needed for a carrier to travel through the gap. A shorter gap 
width d will reduce the transit time and the gate capacitance, and will 
increase the transconductance and its cutoff frequency. The smallness 
of the gap width is limited by the uniformity of the gap attainable and 
a more basic factor, heat dissipation. For a certain minimum voltage 
output amplitude, current will increase with the decrease of d and may 
exceed the temperature limit. When E% is increased by the decrease of 
d, Vjj nax may be reached and the mobility will decrease for further in­
crease of Ejj*
A low value of oxide thickness tg^ is desirable for a high 
transconductance. The lowest value is limited by the flawless flat 
layer obtainable in the process of deposition and by the Schrieffer 
effect which reduces mobility. The impedance, dimensions and loading 
characteristics of the line, amplifier gain and operating voltages are 
all related to the transistor constants. Optimization of the amplifier 
will be quite difficult due to the large number of non-linear parameters 
indicated.
Although the frequency response of the MOS transistor is theo­
retically limited by the dielectric relaxation time as in all solid- 
state transistors, it is also limited in a practical sense by the di­
mensions, current and the temperature. For conventional amplifiers 
with MOS transistors, it is further limited by circuit considerations 
to an angular frequency which is usually considerably below
CHAPTER III
DESIGN
It is proper to start the design with the MOS transistor, 
followed by the transmission line, and then the design of the complete 
amplifier, although all these subsystems are mutually correlated.
A glass substrate is chosen for ease of isolation and cadmium 
sulphide is used for the semiconductor. Although a silicon wafer gives 
higher mobility, its stray capacitances due to deposited components are 
not desirable.
Coplanar type MOS transistors are adopted, rather than the 
staggered type, for less masking work and easier heat treatment. The 
substrate is heated during the deposition of the CdS layer before other 
layers are deposited. The reheating treatment can follow right after 
deposition. Thus, overheating of other layers is avoided.
By control of the substrate temperature in this procedure, the 
resistivity of the CdS layer can be varied greatly. If the semiconduc­
tor has a high resistivity, the unmodulated current component due to the 
bulk of the film is negligibly small. For low resistivity semiconduc­
tors, the gate must be able to deplete the entire thickness of film to 
obtain saturated characteristics. For high resistivity semiconductor 
having its conductivity confined to the accumulation layer at the
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surface, only the surface layer needs to be depleted.
It is assumed that the MOS transistors used here will operate 
in the saturation region. The thickness of CdS layer is chosen to be 
about 0.1 micron to reduce the unmodulated parallel conductance path 
between source and drain.
The thickness of source and drain electrode is chosen to be 
300 Angstroms which is very small compared with the channel width but 
is comparable to the oxide layer thickness in order to avoid layer dis­
continuity. As the thickness of the source and drain electrodes is 
very thin, their width is made equal to the length of the channel, 
which is 150 mils, so as to keep the resistances of electrodes low com­
pared to the impedance of the transmission line. The line connects di­
rectly to the electrodes to reduce resistive losses.
The transistor will be of the enhancement type. The operating 
level of the depletion type transistor depends largely on the gate volt­
age for the onset of drain current, Vq. As discussed in Chapter II, 
this is difficult to compute. For the enhancement type, it is proper 
to have Vq very small. Then Vq does not appear in the design equations.
Experimentally, the SiO-CdS layer combination may give a nega­
tive Vo due to absorbed oxygen on the surface of CdS layer acting as 
acceptors. The oxygen can be removed by a glow discharge over the CdS 
surface. The result is that Vq is reduced.^® Aluminum is to be used 
as electrodes since it will give lower Vq.
If the semiconductor thickness is small and the insulator ca­
pacitance is high, the saturated drain current at zero gate bias is 
small even with semiconductors having a high carrier density. Thus,
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operation is in the enhancement mode. For all values of much greater
than Vq /2, the zero gate bias current can even be considerably smaller
than the drain current which would be observed in the same transistor
39if the gate electrode had been omitted.
The channel width is directly related to the frequency re­
sponse. The chosen value is six microns which is narrower than those 
generally used but can still be fabricated conveniently with the photo­
etch method.
For high transconductance, the length of the channel is made 
150 mils long. The saturated drain current at the operating point is 
eight milliamperes which is considered to be a safe rating in heat dis­
sipation for the channel length and width used.
The gate should be wide enough and the insulator thin enough 
to render sufficient electrostatic shielding of the gap region to ob­
tain saturation characteristics. If the shielding is insufficient, a 
channel may not be formed and the device could operate as a space- 
charge-limited t r i o d e . Under such conditions, the gate capacitance 
is lower, and the highest transconductance is not achieved. The width 
of the gate is seven microns. The gate can be thicker than the source 
and drain electrodes. A thickness of 0.1 micron is chosen.
Q
The gtn cutoff frequency, given by equation (113), is 2%xlO cps.
cO _ o r^^d max
From this, Cq is evaluated.
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Co - ' " ^  - (114)
9 X 150 X 8 X 10"3
2 16 2 -8  
2 X 4TT X 10 X 6 X 10
= 38 pF.
The transconductance of the transistors is computed from equa­
tion (89) which is
d max^R 8m ------ ]----
2 X 150 X 38 X 10 X 8 X lO"̂
6 X 10 ^
- 0.016 mhos.
This high value of transconductance is needed for the amplifier with 
the strip line impedance as a load.
The relation governing the saturation voltage is
from which,
^  V  Vd , (90)
V(j (at the knee) - —  (115)
Vd
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36 X 10"G X 0.016 
150 X 38 X 10-12
- 1 volt.
Thus, the designed operating point is at the place where drain current 
is eight milliamperes and the knee of drain current saturation starts 
at Vj " 1 volt. Vq is made negligible for the enhancement mode, there­
fore, the operating gate bias is also one volt [see equation (86)].
Thickness of the oxide layer is evaluated from equation (93)
to be
wd
tox = — p  (116)
2.25xlO"^xl50x2.54x10'^x6xlO"^
36ir X 38 X lO’^̂
- 1.2 X 10"® meter 
■ 120 Angstroms.
This rather thin layer permits high transconductance, and also insures 
saturation.
The drain current will be, according to equation (83),
-12 . V /Id - I10x3i ^ -ii..̂v v, -
36x10-8 ‘•8 2
V 2
16 X 10-3[v Vj - -4-]. (117)
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At saturation,
Id - 8 X lOr^VgZ . (118)
The interelectrode capacitances are
2C^ (3 - V)(l - V,)
Cgd “ - f ------------^  ( 120)(2 - Vd)2
C(js = 0, at Vg-1 volt.(121)
At saturation,
Cgs(s) * "“f^o (122)
- 25.3 pF.
Ogd(s) - 0, Vd^Vg-1. (123)
The capacitance Cgg(g) will load the transmission line.
The characteristic impedance of the transmission line is cho­
sen as 90 ohms. Using silicon monoxide which has a dielectric constant 
of 2.25 as the dielectric material, the impedance normalized to the di­
electric medium is
Znor. - Zo V k - 90i/2.25 (124)
» 135 ohms.
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From the standpoint of amplifier gain, the highest impedance is desired. 
It has been found experimentally that the impedance of a strip line is 
practically limited to a value where Zq V k is about 200 ohms.^® This 
corresponds to a D/W ratio of 10 or more. From the standpoint of line 
thickness, lower impedance will result in thinner structure although 
it requires a larger cross-sectional area of the center strip to com­
pensate the loss. Low impedance also yields better phase shift and 
amplitude characteristics by increasing the line distributed capaci­
tance, but the line length (hence space and line resistance) will be 
increased somewhat. The 90-ohm impedance is a compromise.
The attenuation per section of the loaded line is
=< ■ - 2I 7
■ “̂ 7̂ * • (125)o
The substitution of equation (45) into equation (125) yields
ot -  (126)
or
. .  - f-L
where
R ■ ( ^)o( Zg » (127)
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T  - -IT- (128)
is a constant. Thus, the line resistance per meter R is directly pro­
portional to the line characteristic impedance Zq for a specified atten­
uation.
The attenuation is specified to be five percent, i.e., a one- 
volt input (Ê ) will give a 0.95 volt output (E2) after traveling a 
line section. This seems to be reasonably small. Since
 --------------------------- (31)
_ 3 X 108
V2T25
“ 2 X 10̂  meters/second.
The ratio 4>/S. is
_ 2?rx 108 1— = — — 0— -JT radians/meter. ^ 2 X 1q8




The resistance constant of the line is then
R - ;r X 0.0506 X 90 
- 14.3 ohms/meter.
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Choose a center strip thickness of three times the skin depth at cutoff 
frequency which is 20 microns for copper. The strip width necessary 
for this thickness is given by
-êr
where p is the resistivity of the copper strip which is 17240 ohm-meter/ 
micron^. The resistance of the two ground return plates in parallel 
connection has been omitted. From equation (130):
W - _6L_ (131)Rt
17240
14.3 X 20 
- 60 microns,
and the ratio t/D is equal to (1/3)W/D. The ground plate separation is 
then found from Fig. 15. After a few cut-and-try calculations along 




D - 353 microns 
- 13.9 mils.
If thickness t is increased to 25 microns, width W will be 48 microns.
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the same method will yield
- 0.15
and
D - 320 microns 
- 12.6 mils
This configuration is adopted. The thickness of dielectric medium on 
either side of the center strip is
—  I - - - 5.8 mils.
The thickness of the ground plates is chosen to be one mil, the same 
thickness as t, in order that their resistance may be negligible.
For simplicity of deposition procedures, the drain line is 
identical to the gate line. The drain line loading capacitance is con­
veniently made by overlapping a partial area of the drain layer having 
the same thickness as that used in the MOS transistors. It will be de­
posited at the same time that the transistor insulators are deposited. 
The overlapping area is two-thirds that of the channel as can be 
seen from equation (122). This is
" “1“ 4] (132)
-2- X 150 X 25.4 X 6 3
- 15200 square microns.
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The capacitance per meter of the line is given by equation (69),
1.5
90 X 3 X 10®
- 55.6 pF/m.
The inductance per meter is given by equation (68),
L - _90_x 1.5
3 X 10®
- 0.45 /iH/m.
Equation (34) gives the length of the line per section.
0 (34)
?r- * 25.3xlO"^^x0.45xlO"^X----?  ̂ -0
9x10^° TT̂ xlolo
or
2.5 + 1.14J&- 1.013 - 0
where the positive root is
Jl - 0.448 meters.
The loading percentage is
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25.3 X lO'lZ
55.6 X lOr^Z X 0.448
0.985.
The angular length of the section at the nominal cutoff frequency is
VTTT
- 1.42.
This value of ^(and k) suggests good line characteristics. The ampli­
fier has quite linear phase shift and flat gain response with respect 
to frequency. The phase shift function is
= cos(1.42xjç) - 0.7xkSin(1.42x^). (133)
This is plotted in Fig. 19. The actual cutoff frequency is governed by 
the. equation
i- - A . . ilk
or
Xk(-^ - 2  ̂ — 2—  (50)
0.7 x^ = cot 0.71 x̂ . 
x^ is found from this equation to be
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The actual cutoff frequency is then 122 times the nominal cutoff fre­
quency or 122 MC.
The impedance of the line section at low frequency is
■  7 “c(iV k)
2 Zo (134)
1-42 . X 90
2
64 ohms




90 X   o ' ohms (135)Sin t7
and the normalized impedance is given by
^or. “
sin(1.42Xk)
- 1.41 .— rt ohms (136)sin a
where the value of ê can be calculated from equation (133). Fig. 20 
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It is constructive to compute the characteristic impedance of
the strip line by equation (67), where the equivalent circular diameter
20 21of the strip is found to be 42.5 microns. * The resultant impedance 
checks fairly well.
The fractional change of sensitivity of the line impedance is
S 5d" 1
4 X 320 
» '“ 42 :t
0.44
which is small. An error of 10% in deposition thickness monitor will 
result in an impedance error of only 4.4%.
The sensitivity of cutoff frequency is
f!c
q 3d 1  k______
fc f„ “ 2 1 + k 4D
2 1.985
0.11
which suggests a frequency change of only 1.1% for the above change 




Sf (due to Cl)c' fg 2 1 + k
Sf * 0.25 c
which is tolerable even when the transistor capacitance varies from its 
value at saturation to its maximum theoretical value Ĉ . The unsaturated 
gate capacitance, which is found from the sum of equations (119) and 
(120), is plotted in Fig. 21. The actual variation will round off the 
corner like the dotted curve.
Each single stage will consist of five MOS transistors. The 
voltage gain of one stage, when the reverse termination is omitted, is
A (in dB) = 20 logigCng^Z*) (137)
- 20 logĵ Q(5x0.016x64)
- 14.2 dB.
The number of transistors per stage is chosen by the space available 
on standard substrates. Since the input and output impedances will be 
approximately the same, stages can be conveniently cascaded by direct 
coupling without losses in coupling. For m stages in cascade, the gain 
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The variations of and Z have compensation effect. The low frequency 
gain of a four stage amplifier is 57 db. The gain-band-width product 
is approximately
G-BW = 122 X 10^ X  5.12
= 620 X 10̂
for a single stage. Equation (139) is plotted in Pig. 22.
For the reduction of peak response, the drain line can have a 
slightly higher actual cutoff frequency, say, 125 MC. It is apparent 
from Fig. 9, that for a slight change of <j> and k, only the frequency 
near cutoff is affected when ̂  has a value such as 1.42. This is un­
like the lumped filter case where only the product LC can be changed, 
and if so, additional phase distortion will be introduced over the en­
tire band. To find the line length corresponding to 125 MC actual cut­
off frequency (xk-1.25), <f> is first determined from equation (50):
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k ■ 0.8 .







This arrangement is shown in Fig. 27. The peak response within 122 MC 
is reduced by this phase shift effect; beyond 122 MC, it is attenuated 
by the gate line. The attenuation is given by
2
“ cosh  ̂[^(“l”) - l] (142)
which is equal to 0.21 nepers per section at 125 MC. The average num­
ber of gate sections which the signal passes through is two per stage. 
For four cascaded stages, the peak is theoretically reduced to 19% of 
its original value. After peak reduction the response may look some­
what like the dotted curves shown in Fig. 22.
The maximum percentage of phase shift deviation is calculated 
by comparing Fig. 19 with a linear phase shift line tangent to the curve
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at the low frequency end point. This is plotted in Fig. 23. A dotted 
curve representing the lumped filter case is shown for comparison.
The circuit diagram is shown in Fig. 24. Drain power supply 
is 2.5 volts and gate bias is one volt. Three blocking capacitors Ĉ , 
C2, and Cg are included in the thin-film circuit. Their value is arbi­
trarily chosen to be 0.03 microfarads which gives a lower end cutoff 
frequency of about 83 KC.
A transmission line section is utilized in the coupling cir­
cuit. Since the input and output impedances are approximately equal, 
the coupling line section is identical to the section of gate line.
This line section combining with output-end and input-end capacitances 
forms a ^-network to provide smooth signal flow from drain line to gate 
line in cascade. External blocking capacitors should be added in series 
with the coupling line between stages.
The cross-sectional views of the strip line and the MOS tran­
sistor are shown in Fig. 25. The theoretical characteristic of the 
transistor given by equation (117) is drawn in Fig. 26.
By the nature of deposition processes, only layers of uniform 
thickness can be deposited. Consequently, the ground plate spacing of 
the line is thicker at the places where the center strips lie than at 
other places as shown in Fig. 25. The outer plate is not actually a 
smooth plane. In order to compensate the increase of capacitance due 
to this narrowed spacing, the upper half of the medium is thickened.
The line capacitance can be thought of as consisting of two parts. One 
is the parallel plate capacitance formed by the upper and lower faces 
of the strip with the ground planes. The other is the fringing
€Q
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capacitance due to the side faces and the non-uniform fields. From
Table 1 and Table 2 of Begovich's paper,the fringing capacitance is
found to be 787, of the total capacitance for the configuration in de­
sign. The upper parallel plate capacitance is then counted as 117..
Let y be the amount of thickness in microns by which the upper medium 
must be thickened. The increase in the fringing capacitance should be 
made equal to the decrease in the parallel plate capacitance, i.e.,
0.78C 25 - y _ o.llC ---%- (143)D - 25 + y _g.+ y
y is found to be 20 microns, hence, the upper medium should be 6.6 mils 
thick.
A 2”x2‘* glass substrate is chosen. The advantages of glass
substrate are that the area can be larger in view of better insulation,
construction can be more complex and the fabrication processes are sim- 
41plified.
The process of surface cleaning depends on the type of glass 
used. Summary of detailed cleaning processes has been given by MacAvoy 
and Halaby.̂ 2
Cadmium sulphide is to be deposited first. During this depo­
sition, a substrate heater is used to keep the substrate temperature at 
about 180°C inside a vacuum system having an oil diffusion pump with a 
liquid nitrogen trap. This is to avoid an excess of dissociated cad­
mium in the deposited layer. The layer is to be recrystallized in the 
presence of copper or silver at temperatures above 450°C for the im­
provement of m o b i l i t y . ^5-45
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Accurate patterns are obtained by the photo-etch method uti­
lizing photo-resist coating and glass masks. This method has been 
tested for MOS transistor models having six micron, eight micron and 
ten micron channel widths. The cut ruby-paper patterns were first re­
duced photographically by fifteen times using Kodak high^resolution 
2”x2*' glass plates, high resolution developer and fixer. Reversal or 
non-reversal pattern was made according to the special etching process 
needed for the layer over which the patterned film will be used as a 
mask. The reduced patterns were multiplied by the use of a step and 
repeat projector and Kodalith ortho-plates. The patterns were further 
reduced by fifteen more times to their actual size. The glass masks 
thus made were accurate and clearly defined.
For the photo-resist coating, the Kodak metal-etch resist, the 
Kodak photo-resist and the AZ-1350 coating of the Shipley Co. have been 
tested. The AZ-1350 coating together with its associated developer and 
remover gives best resolution and easiest removal. The coating was ap­
plied by dipping method and was drained at 60 degree inclination at 
room temperature for 40 minutes to one hour. It was then baked, ex­
posed and developed. Each process has its optimum time depending upon 
the special substance and thickness of the film and the etching method 
used. Though these processes have interdependent parameters, they must 
be optimized in their order one at a time before the whole process can 
become optimum and the high resolution of one4half micron can be ob­
tained. These optimum times have been determined for the MOS transis­
tor models.
The optimum baking time was found to be ten minutes at 60°C
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oven temperature with ventilation. Without baking, the development 
time became short and very critical. Otherwise the fine gate elec­
trodes are loosened and deformed. Too much baking time produced a 
"shadow" effect on the film edge which reduces the resolution. The 
baking is especially needed for fine structures. The optimum time 
for exposure was four minutes for a 275 watt ultra violet lamp at one 
foot distance. A light collimator was usually needed and the time was 
increased accordingly. Best development time was found to be one min­
ute for concentrate AZ remover solution.
Aluminum layers were etched by 1% NaOH solution. To obtain 
chemical resistance to NaOH for the coating, the substrates were re­
heated at 140°C for ten minutes before etching. The etched aluminum 
patterns were satisfactory.
Metal masks have also been tested. The best result was ob­
tained with steel plates using ferric chloride as etching solution. 
Metal masks can be used in the fabrication processes of the strip lines.
The layout diagram of the substrate is drawn in Fig. 27. A 
detail diagram of the transistor blocks in Fig. 27 is shown in Fig. 28.
The neighboring strip separation is ten mils. The transverse 
attenuation between neighboring strip calculated from equation (70) is
lÔ t - 10 X
- 21.6 dB.
The ground planes extend enough over the edges of the center strips to 
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There are 28 turns (bends) per section in the gate line and 30 
turns per section in the drain line. The gate line has an additional 
section provided for coupling use, utilizing the space available.
The transistor blocks having four layers are first fabricated 
using photo-resist masking. The resolution will be one-half micron.
The pattern of transistor blocks can be obtained by the repeat projec­
tor. The second deposition after the first cadmium sulphide layer pro­
duces the aluminum drain and source electrodes, a part of the latter 
will be covered directly by the ground plate of the transmission line. 
The silicon monoxide insulator is the third layer which actually covers 
the whole transistor except the connection areas. The second and third 
depositions are also used to make the blocking capacitors C]̂ , C2, and 
C3. The fourth layer yields the gate electrodes and the drain line 
loading capacitors.
When the transistor blocks are finished, the strip lines are 
then deposited. The sandwiched strip line has five layers. Metal masks 
will be used except for the center strips (third layer) which must be 
made by a photo-resist coating method. The deposition through the metal 
mask is direct, no etching process on the substrate is involved. The 
designed resolution for the metal masking can be as rough as six mils, 
the fabrication of the metal masks if therefore simplified.
For the consideration of the mechanical strength of the metal 
masks, the ground plates (first and also last layers) of the gate and 
drain lines are separated. During the deposition of the center strips, 
they are connected together. The design has the advantage of avoiding 
any chance of ground line coupling between input and output circuits.
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Separate ground returns are usually important in ordinary distributed 
amplifier construction.
These connections between gate and drain ground plates also 
seal up the edges of the sandwiched lines and provide isolation between 
transistors. The chance of a coupling between lines or between line and 
transistors is completely eliminated.
The second and fourth depositions are silicon monoxide layers 
which are again separated into two parts for mask strength consideration 
and the prevention of guided modes.
A dielectric piece is deposited over the gate electrode during 
the deposition of the second layer for protection against possible 
etching in the fabrication process of the center strips. The MOS tran­
sistors are thus completely enclosed with the dielectric layers which 
will resist moisture, oxidization, etc.
There are 0.3-inch spaces left on two sides of the substrate. 
Output and input terminals are on opposite sides with separate ground 
terminals. The cascading of stages is very convenient.
CHAPTER IV 
CONCLUSION AND RECOMMENDATION
It has been shown that uniform transmission lines and thin- 
film MOS transistors can be used in distributed amplifier circuits. At 
very low frequency, the amplifier, as constructed with uniform trans­
mission lines, behaves as an amplifier with lumped LC filters. At the 
low frequency end the transmission line is approximately a straight 
through four terminal network and the amplifier stage is simply paral­
lel connected. An equivalent LC jr-network where the values of series 
inductance and shunt capacitances vary widely with frequency has been 
taken as the model of a transmission line section. The transistors 
connected to the lines constitute the additional capacitive loads which 
are fixed with frequency. Mathematical analysis following this model 
shows that the actual cutoff frequency of the amplifier is not obtain­
able if a fixed value LC a^network approximation for the line section 
is employed in calculation. The behavior of distributed amplifiers us­
ing uniform lines must differ from that using lumped LC filters. In 
view of more variables involved in the transmission line case, it is 
desirable to define a normalized loading ratio, k, and a normalized an­
gular length of the line section, There exists a maximum allowable 
length of line section corresponding to the value 2 radians, (^-2), for
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any given cutoff frequency although the phase shift per section ranges 
from zero to ft radians in the pass band. When <f> varies from 0 to 2» k 
varies from infinity to zero. In terms of these two quantities, formu­
las have been derived and characteristics have been plotted. These 
formulas and characteristics are universal and useful in all cases for 
amplifiers of this type. The traditional lumped distributed amplifier 
is included as a special case corresponding to ̂ -0. This may be seen 
from the fact that the universal formulas can be reduced to the tradi­
tional formulas mentioned in the beginning of Chapter II by letting ^ 
approach zero. For example: the phase shift per section given by
COSÔ- cos(̂ xjj) - (x - x̂̂ ŝinĈ x̂ )̂ (48)2
can be reduced to
cos 9 r 2 sinC^xi.) ^inC^x. ) ]- 2x, ( ^
21 - 2xik
1 - 2(-|-)^ (5)
‘c
which is the phase shift formula for the lumped case; and the impedance 
formula given by
can be reduced in the following way. Since by equation (45)
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Transforming back to the impedance without normalization,
X =0k
nor. (14)
which is the impedance formula for the lumped case.
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Better phase shift performance is obtained for the transmission 
line type amplifier. The phase shift characteristic of this type ampli­
fier has increasing linearity when ̂  is increased, with the limiting 
case ̂ -2 representing the pure unloaded smooth line which gives no phase 
shift distortion at all. The phase distortion can be reduced to any de­
sired amount by choosing a proper value of ^(or k), contrasting to the 
lumped type where the amount of phase shift distortion is fixed no mat­
ter what series inductance to loading capacitance ratio is chosen. The 
increased phase linearity is important when amplifier stages are to be 
cascaded.
A smoother impedance variation (hence gain) over the pass band 
is also obtained. The range of the peak response produced near cutoff 
frequency is narrowed. The peak value may be reduced for the transmis­
sion line case by using slightly different lengths of input and output 
lines without introducing appreciable phase distortion over the pass 
band. The characteristics of a traditional distributed amplifier with 
lumped filter sections can be improved by introducing negative feedback 
between coils as first proposed by Ginzton.^ This changes the ladder 
filters to equivalent m-derived networks. This method will introduce 
an increased attenuation of the amplitude characteristic in the middle 
of the pass band.
Design curves for the discussed amplifiers have been drawn.
For a desired phase shift and amplitude tolerance, the values of ^ and 
k can be chosen from the curves.
The feasibility of utilizing the transmission lines in distri­
buted amplifiers makes it convenient to design a thin-film distributed
86
amplifier. The annoying problems associated with traditional distri­
buted amplifiers, such as lead inductance loading effect, self reso­
nance of coils, stray capacitances, coupling between input and output 
circuits, etc., are eliminated by the use of thin-film construction and 
strip lines. For isolation of fields between input and output lines, 
the sandwiched strip line is recommended because of its near perfect 
self confinement of electric and magnetic fields within its ground 
plates.
The tolerance on the accuracy of values of the thin-film com­
ponents as required by the amplifier performance has been investigated 
and found to be generally quite loose for the transmission line case. 
Sensitivities of the gain and the cutoff frequency due to changes of 
the strip line tîiickness and the transistor loading capacitance have 
been shown to be small. The effects of changes of line capacitance and 
inductance on the cutoff frequency tend to cancel each other as compared 
with the lumped filter case where such compensation does not exist.
It is convenient to use silicon monoxide as the medium insu­
lating the center strip of the sandwiched transmission line. This re­
duces the line length needed and is desirable since the space available 
is quite limited. The strip lines will be bent on a thin-film substrate. 
A circular bend having a strip spacing to width ratio of 5:1 is used.
This will give negligible attenuation loss. The transverse attenuation 
between neighboring strips is 21.6 dB, therefore, unwanted coupling is 
very small.
A thin-film distributed amplifier using sandwiched strip lines 
and MOS transistors in the enhancement mode has been thoroughly designed
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with its performance predicted. It is recommended that the transistors 
be operated in the saturation mode and coplanar construction be adopted. 
The saturation mode is advantageous due to its stable capacitive load­
ing as discussed in Chapter II. The coplanar construction is recom­
mended for ease in thin-film manufacturing, since substrate heating pro­
cedures and the number of masking processes are grave economic consider­
ations.
The theoretical calculations associated with this design indi­
cate fairly linear phase shift and amplitude characteristics with an an­
gular length of section ̂ 1.42 radians and a loading ratio k*0.985. The 
gain for the four stage cascaded amplifier is 57 dB with an actual cut­
off frequency of 122 megacycles per second. The transistors of the de­
signed amplifier have moderate saturated gate-to-source capacitance val­
ues and high transconductances. The dimensions of the sandwiched strip 
lines has been optimized so that their occupied space is a minimum. The 
fractional sensitivity of impedance change due to deviation of line 
thickness is only 0.44. The fractional sensitivity of cutoff frequency 
change due to line thickness deviation is as low as 0.11 and that due 
to transistor capacitance change (for various operating points) is 0.25.
The photo-etch method by which accurate patterns are obtain­
able has been tested for MOS transistor models having six micron, eight 
micron, and ten micron channel widths using various photo-resist coatings. 
The use of Shipley Co. type AZ-1350 coating produced the best results 
with accurately defined patterns after going through optimization pro­
cedures. It is recommended that the same careful optimization proce­
dures used to eliminate the process variables one at a time be taken
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for the purpose of obtaining the one-half micron high resolution re­
quired by this design since the channel length is only six microns, 
which is narrowed for the benefit of high frequency response and high 
transconductance. For the fabrication of the thin-film distributed 
amplifier stages, the author recommends the pattern of the transistor 
block be reduced photographically and multiplied by a repeat projector.
The method using metal masks has also been tested with good 
results for application in the fabrication of strip lines. The strip 
lines are to be deposited after the deposition of MOS transistors. The 
resolution of metal masks for this design can be as rough as six microns. 
It is quite easy to prepare such masks. The use of materials during 
the deposition of strip lines to complete the capsulization of tran­
sistors is recommended.
There are five transistors in a single substrate stage asso­
ciated with the input and output strip line sections, the between-stage 
coupling line section and three blocking capacitors. Connection termi­
nals are located on two sides providing very easy cascade operation.
The practical feasibility of a thin-film distributed amplifier 
has been indicated, and it is recommended that experimental amplifiers 
of this type be developed. Such distributed amplifiers are expected to 
find wide use in video and broadband VHP and UHF amplifiers.
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